|
 
|
Featured Products:
| 
|
Pinnacle
Pinnacle suite provides a high performance, highly scalable design-for-variability implementation solution for the largest ...
FPGA Insiders' Guide - NEW for 2009
Interested in FPGAs? FPGA makers like Xilinx or Altera, as well as board level providers and tools companies.
FPGAs can ...
FPE650 Quad Virtex-5 FPGA VPX Board
VMETRO's FPE650 combines high bandwidth I/O, through VPX/VPX-REDI and FMC/VITA 57 sites, and four Xilinx LXT, SXT or FXT ...
 |
|
|
|
| |
Advertise here! |
eg3 connect
Need talent? If you are looking for engineering or programming talent, consider eg3 connect - a free service that helps OEM project managers, HR, and VP's to locate qualified design engineers and programmers worldwide.
Best of all, it's free!
| |
 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
news & jobs
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|  |  | |
| |
HW/SW CO-DESIGN - top news, white papers, seminars...
| | | | | | - e-clips has found new items on '
HW/SW CO-DESIGN
':
items added to eg3.com in the last month
-
items rated 3 stars, or better
-
Mentor Graphics - FREE Online Events
-
Advanced DFM & AAA - Mentor & TSMC Collaboration (Seminar/Demo) * Approaching Yield in the Nanometer Age (Tutorial/Demo) * Accelerating Custom IC Implementation (Tutorial/Demo) * Calibre LVS Integrated Debug Environment (Product Demo) * DFM Strategy for Yield Closure (Seminar) * DSPF Back-Annotation Flow in Design Architect IC (Tutorial/Demo) * Meeting the Critical Challenges of IC Implementation (Executive Brief)
| |
| |
HW/SW CO-DESIGN - news, demos, white papers:
| | | | | | | | |
- book, 3 stars
-
Efficient Security for Mobile Communication Utilizing Elliptic Curves: Hardware/Software Co-Design
In recent years, more and more security-sensitive activities like shopping or banking transactions are carried out over the Internet, an inherently insecure medium.
In addition, many of these activities are performed using small, mobile devices, severely limited in terms of available energy, memory, and computational power.This work describes the development of a generic cryptographic library in ANSI C that allows to use the memory saving...
To browse all sites for 'HW/SW CO-DESIGN,' click
here
.
| |
|
|
HW/SW CO-DESIGN - featured products and messages:
| | | | | |
- showcase, 4 stars
-
FPE650 Quad Virtex-5 FPGA VPX Board with Dual FMC Sites
VMETRO's FPE650 combines high bandwidth I/O, through VPX/VPX-REDI and FMC/VITA 57 sites, and four Xilinx LXT, SXT or FXT Virtex-5 FPGAs.
The four FPGAs are closely coupled for multiple banks of QDR2 SRAM and DDR2 SDRAM (depending on FPGA site) for increased system performance.
The FPE650, available in air-cooled and conduction-cooled versions, is designed to tackle the most demanding signal processing applications such as ECM, SIGINT and EO.
- software, 4 stars
-
USBX™
Express Logic's USBX™ is a USB Host/Device stack for use in embedded systems.
USBX provides both host and device support for many common classes and USB controllers.
| |
|
|
e-clips - about, submit, modify:
| | | | | | -
about e-clips
- e-clips alerts you to the best new web resources, books, shows,companies, etc. based on your keyword 'profile,' e-clips will alert you each week about news, white papers, books, seminars, etc., that exactly match your selected keywords.
find out more at
http://www.eg3.com/eCLIPS/
-
submit items to e-clips
-
submit news, white papers, demo's, and other 'cool items' to
info@eg3.com
or check out the online media kit
@
http://www.eg3.com/go/
-
modify your e-clips profile
-
to modify your profile, click
here
. to cease receipt of this e-clips, respond to this email with 'CEASE' in the subject line.
or, to cease all e-clips to your account, click
here
or email
cease@eg3.com
from your primary email account.
| |
| | | | | | |
© 2007, eg3.com - info@eg3.com - tel. 510-713-2150
39111 paseo padre #316, fremont, ca 94538
| | | | |
|
|
|
|
| |
